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The design, analysis and layout of a 2-18 GHz 
GaAs distributed monolithic microwave integrated 
circuit amplifier is discussed in detail along with 
an overview of GaAs MMIC technology. The concept 
of distributed amplification is explained and 
followed by the design principles used for the 
distributed amplifier. A comparison is made 
between a single stage 5 cell dual gate cascade 
design and a single stage 5 cell cascade design. 
Each design is based on 0.5 um X 200 um GaAs 
MESFET's built on a 125 um semi-insulating GaAs 
substrate. The fabrication process of the a 
amplifier involves 9 mask levels and a Via hole 
I processing sequence. The microstrip design 
equations are shown along with the effective 
dielectric constants taking into account the 
thickness of the microstrip. Finally, the results 
of the two designs are discussed and compatisons 
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I. GaAs MMIC Technology Overview 
A. Proper·ties of GaAs Circuits 
One of the major reasons for the present rapid 
growth and multi-million dollar investments being 
put into GaAs research programs is due to the 
latest advances in material growth and doping 
techniques. Improvements in material growth 
techniques have led to much better uniformity in 
material transport amd insulating properties which 
is a necessity if accurate device modeling and 
circuit design is to be expected. It is common now 
to achieve electron mobilities on the order of 4500 
cm 2/vsec at 300 °K for donor concentrations of 
10 17 /cm 3 and mobilities even greater than 10 5 
cm2/vsec at 77 °K. Resistivity for semi-insulating 
GaAs can reach beyond 10 9 ohm-c~ with Cr doping. 
These properties allow for very high frequency 
devices to be designed and manufactured. Such 
devices are presently using sub-micron dimensions 
with peak electron velocities in excess of 2x10 7 
cm/sec. 
Other important properties of GaAs include the 
ability to form~heterojunctions such as AlGaAs/GaAs 
2 
• .-. -
ni • • .. 
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• 
which is responsible for high electron mobility 
transistors (HEMT's). In these devices present 
growth techniques have led to outstanding 
properties such as low field electron mobilities of 
up to 9000 cm 2;vsec at 300 °Kand in excess of 10 6 
cm 2 /Vsec at 4 °K. The use of heteroj unct.i ons al so 
enables the design of optoelectronic interfaces and 
high speed digital circuits which rival the speed 
of Josephson junctions. Finally the resistance to 
radiation effects shown by GaAs is a very important 
factor in the design of communication and military 
applications. All of this illustrates that the 
• 
excellent properties of GaAs are what is needed to 
be able to design and fabricate the high frequency, 
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B.MMIC Advantages and Disadvantages 
Monolithic Microwave Integrated Circuits 
(MMIC's) offer some very distinct advantages over 
other discrete or hybrid designs. They also have 
. 
some disadvantages, however; there has been a large 
effort to reduce these disadvantages through the 
use of advanced fabrication and design techniques. 
The following will give a brief description of the 
advantages and disadvantages associated with 
MMIC's. 
~ 
Monolithis GaAs circuits share many of the 
same benefits that Si integrated circuits have. 
These are: very light weight, small I size 
(typically 1.5mm x 1.5 mm), low cost potential for 
high volume applications, and easily reproducible 
performance from wafer to wafer. They also have 
some distinct advantages such as very broad 
bandwidth and resistance to radiation effects as 
mentioned earlier. 
Th e d i s a d v a n t a g e s t·o M M I C ' s· a re : , , long 
., 
development cycle (typically 6~9 months), lack of 
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expen·sive fabrication costs. The recent 
availability of better design software for modeling 
such as SUPER COMPACT , TOUCH S TONE , and·~ LIN M I C 
coupled with the release of 3 2 bit supercomputers 
has reduced the design/development cycle to 
approximately 3-6 months. Also helping to overcome 
the lack of tuning capability is the use of more 
accurate and sophisticated models to better predict 
design results and thus eliminating the need for 
fine tuning. Such models are now being 
incorporated into various software packages such as 
those listed above. Finally, current fabrication 
costs for an initial set of wafers are in the range 
of $75,000 - $150,000 depending on the complexity 









c. MMIC Technology 
Present MMIC technology allows the designer to 
use a variety of active and passive components. 
The list of passive components includes: doped 
semiconductor resistors, thin film resistors, 
metal-insulator-metal overlay capacitors, 
interdigitated capacitors, spiral inductors, and 
transmission line segments. The properties and 
dimensions of each component vary depending on the 
processes used during fabrication. The list of 
active devices is much smaller and includes 
basically the Schottky barrier diode and GaAs field 
effect transistor. Again the properties of each 
depend upon doping and device dimensions. 
Based on the latest processing techniques the 
following element values are obtainable: resistors 
from 10 to 10,000 ohms, inductors from 0.1 to 8 nH, 
transmission lines with impedances from 40 to 120 
ohms, and capacitors larger than 2 5 pF depending 
on available space restrictions. Properties of 
active·devices vary with gate dimensions however; 
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GHz with 0.5 um gate lengths. 
Other available tools for the designer include 
the use of air bridges to allow crossing of metal 
lines with 
coupling. 
• • minimum capacitive and inductive 
Also the use of via holes for RF 
grounding with minimal inductance. Combining all 
of the available elements and technologies the 
:, s~' • 
microwave circuit designer can design and develop 
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D. Examples of MMIC's 
There are many examples of MMIC's that 
have recently been fabricated by various companies. 
Raytheon has produced a large number of MMIC's 
including: a 4 bit X band phase shifter; 2-8 GHz, 
-
- ·-· --·· -
10 dB gain power amplifier; and an~X 15-artd mu~tichip 
transmit/receive module. 2 Other companies such as 
Texas Instruments and Hewlett Packard have also 
entered the market with similar designs. Of 
special interest to this paper are those designs 
concerning distributed power amplifiers which seem 
to be very popular at this time. Examples include a 
2-18 GHz power distributed amplifier using constant 
R networks by Avantek. 3 This amplifier uses 
cascade transistor configurations and new biasing 
ideas. Another fine example is a 2-26.5 GHz two 
stage dual gate distributed amplifier with better 
than 18 dB of gain by Hewlett Packard. 4 The 
distributed design described in the following 
' I I . 
sections is based on these and1 other similar papers 
concerning distributed amplification and cascade or 
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II. Distributed Amplifier Theory and Design 
A. Distributed Amplification 
Distributed amplification is the name given to 
a technique first disclosed by Percival 5 and later 
described by Ginzton. 6 It is derived from early 
traveling wave concepts. In conventional amplifier 
designs the signal gain is 1 imi ted by the input and-
output capacitances of the active devices. If 
additional cells are added to increase the 
transconductance, the capacitances also increase 
and nothing is gained. However; distributed 
amplification is based on the idea of separating 
the capacitances from the active devices. This is 
accomplished by incorporating the capacitances into 
an artificial transmission line. Then as more 
cells are added the transconductance increases with 
no increase in capacitive effects. Thus allowing 
much higher gain and bandwidth. An example of this 
technique using a simplified GaAs MESFET model is 
shown in figures lA,B,C. The in~ut capacitance of 
the transistor is incorporated into the gate 
t"·r an s m i s s i on 1 i n e f o~r m i n g a n e w 1 o a d e d 










Artificial Transmission Line Model 
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High Frequency Transmission Line Approximation 














- --- - -





Simplified GaAs MESFET Model 
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Formation of Pseudo-Transmission Line 
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capacitance of the transistor is incorporated into 
the drain transmission line also forming a new 
loaded characteristic impedance. The input signal 
travels down the gate transmission line into a 
terminating impedance which matches the 
characteristic impedance of the transmission line. 
As the signal travels down the gate transmission 
line it causes the active devices to send a 
corresponding signal down the drain transmission 
1 ine. The drain transmission line is also 
terminated with an impedance corresponding to its 
own characteristic impedance. As the signal 
travels through the individual cells the output 
signals are constructively added moving towards the 
output. Any signals I moving in the reverse 
direction which are not canceled by the forward 
signals are absorbed in the terminations. All of 
this is accomplished if the propagation velocities 
are consistent with the input and output 
transmission lines. This is achieved through 
proper design and modeling. The design equations 
.. 
used for the microstrip are located in Appendix A 
a"l on g . with the · e. g u at i o n.s for --the· 1 o ad e d 
characteristic impedance of the transmission lines. 
13 
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B. Modeling of GaAs MESFET's 
The most important part of the distributed 
. ) 
amplifier design is an accurate model of the active 
device. Since this design is required to operate 
beyond 10 GHz we had to use the bilateral GaAs 
MESFET model · instead of the unilater·a1 GaAs---MESFE-'r------
model, figure 2. The unilateral model neglects the 
capacitance between gate and drain thus making 
s12=o and analysis is simpler. However, beyond 10 
GHz this capacitance is no longer negligible and 
must be considered. The element values chosen for 
the bilateral model are based on currently 
available devices from various foundries. The next 
step is to scale the active devices to the desired 
gate width. The scaling procedure is outlined irt 
table 1. The gate length for our design is o. 5 um. 
The short gate length allows high frequency 
operation since the transit time through.the 
channel is directly proportional to the gate length 
which is _inversely. proportional to the cutoff 
·frequ·enc'y. · Table 2 · ·shows the element va·lueS' for-- a-· 
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GaAs MESFET Small Signal ~odel 
a) Unilateral GaAs MESFET Model 
b) Bilateral GaAs MESFET Model 
I Figure 2 
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Transistor Scaling Procedure 
Resistances 
Rds' = Rds/a 




Rg' = a(O/N) 2Rg 
Capacitances 
Cgs' = aCgs 
Cgd' = aCgd 
Cds' = aCds 
Transconductance 
Gm'= aGm 
T' = T 
where a= scaling factor 
... 
O = old number of gate feeds 





fingers and the scaled down values for GaAs MESFET 
with 200 um gate width using 2 gate fingers. For 
our design we chose the 200 um device with 2 gate 
fingers. The S-parameter data obtained for this 
device from our model is shown in table 3 where the 
frequency range is 1 to 20 GHz and the device is in 
the common source configuration. Since our design 
. ., 
1s based on a cascade/dual gate cascade 
configuration we also need S-parameter data for a 
common gate configuration. This data is shown in 
table 4 based on our 200 um, 2 gate finger GaAs 
MESFET model. Using these two sets of data we can 
now look at a cascade configuration or dual gate 
cascade device. A cascade configuration consists 
of the common source device and common gate device 
with an intercell matching network between the two, 
figure 3. The dual gate cascade device model 
consists of the common source device and the common 
gate device but there is ·no intercell matching 
network between the drain of the first device and 
the source of the_second device since these two 
nodes are intrinsically the same. The motivation 
for using a cascade/dual gate cascade design is ... 
reviewed in the next section. 
17 
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GaAs MESFET Element Values 
0.5 um X 400 um 
4-Gate Finger 
GaAs MESFET 
Rin - 1.815 ohms 
Rd= 
= 311.7 ohms 
1.80 ohms 
3.70 ohms 
Rg = 0.90 ohms 
Cgs = 0.378 pF 
Cgd = 0.0284 pF 
Cds = 0.0852 pF 
Gm= 53.14 ms 





0.5 um X 200 um 
2-Gate Finger 
GaAs MESFET 
Rin = 3.630 ohm~ 
Rds = 623.4 ohms 
Rs= 3.60 ohms 
Rd= 7.40 ohms 
Rg = 1.80 ohms 
.. .• - ~ 
Cgs = 0.189 pF 
Cgd - 0.0142 pF 
Cds = 0.0426 pF 
Gm= 26.57 ms 
T = 4.0 pSec 
- ~-- . -·. - . ----
•. , .. 
!'\.:.._,I .- ···., :'-;,~: .... 
FRF.C·UENC Y ( CI-I z) 
Sll: ~1l\G , ~~~~G· 
1 n.0n 
• ... LJ 0. 999< -7.4 
? coo 6-. I J C. 99~ < -14.8 
3 f"l,.l (• 
.v, ... "J C cog, • ./V <.._ ') ") " - L. 6- ... :1 
t. ''f.' C le vii I C. 979 < _...,c ,~ £.. .... (1 
5.GCCJ ,. Ot::8/ 
"• ..18 ' -35.8 
6 '"r. ~ e t • I ; ('. 956 < 
-42.3 
7 '"'''(' e\.J1)1... 0.944< -48.6 
E . , (H" 
• ",I ,) • ~J. 931< -~'1 ~ oJ •• ...I 
(\ .~ (' '.· J • \ . • ) \: .. 0. 918 < 
-6C.l 
1 r I I '1 '"' lla-:.J )~) ,.., ~ ,·1 - < u. _J\ ~ ,. c:: 1 -c_,."'t 
l 1 r,r.,. 
•• \.1 , \" U.8~:2< -7J.4 
l ') ·"l f'I r. 
.::.,. • • I .lJ • 0. 22[ < -r- , - I·· . I ... •.._ 
13.0CO . .._ ohg ( ..... \. J ::.) - 79. 5. 
J 4 • rc~J C. ~58< a~ -
- .; • I 
15. ~!rit~ r. 848 < -87.6 
16.COC '1.839< -91.2 
17.CCO G.83C< -94.~ 
18.~00 0.822< -97.8 
19. rt-,0 0.815< -1~-JO. 8 
2~.000 0. 808 < -103.7 
~. ,, ' . .~ ,. .. 
, ... ' . ' ' 1'-.t • .. .' . . •. •· •• ' . '. • 'l 
· .. · · .... ' .. ·>-·.:.~/f.z!s .: ..... ·-~\ ;,.,·. ·:'.:/ ·.··:· ,,;_.::· ,., .: ': .~:1 ··,:::.' .. -
- ,, 
' 
Common Source S-Parameters 
S21: M ..~G ,A~~G S12: ~..Z\G I i'.t :c 
-
-
-- - - - ---
-- ------ ·- --~---- --- --- --- ------~ 
2.220< 173.1 C.CC9< 
2.202< 166.3 0. (Jl 7 < 
2.173< 159.5 CT.Z2E< 
2.133< 1c, n 
.J '- • ..I r.03'1< 
2 (10 ~ < 
• ,.. (,.) 0 146.5 ,: • C4 l < 
2.333< 14(1. 2 (! •. 348 < 
1.975< 134.2 0.055< 
1.914< 128.4 0. r~GO < 
1.851< 122.2 U.866< 
1.789< 117.5 0 0''1( . ' ,_ 
1.726< 112.3 vj. C:75< 
1.665< 107.4 0.078< 
l.G06< 102.h v'.082< 
1.549< 98.1 0.085< 
1.495< 93.7 0. 082 < 
1.442< 89.5 '1.090< 
l.393< 85.4 0.092< 
1.345< 81.5 0.094< 
1 ~r<0( 
• oJ u "' 77.7 0.096< 
1.258< 74. 0 0.098< 
.• 
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. \ .. '-~--,,~ " ! ,, --
S22: ~,.A,., ?1 f'~r , · U f,.. ,v 
---·-·. ------ .. 





• • l, _, -1~ rx ' ,_ •• ( I 
0.84G< -12.3 
0.838< -111. 6 
0.331< -16.7 
CJ 02~< 
• \) ...I -18.3 
0.815< -2,1. 8 
0 c. ·":'. 7 < 
-22.7 a L., •.., .. 
0.8C0< -24.5 
CJ.793< -2S.3 










- ... .... 
,. 
FREQUENCY (GHz) 
" Sll: Ml\G,ANG 
------ -
---- -
-- -~- -- --- .. -
-- -
1.000 0.083< -176.2 
2.C00 0.082< -172.4 
3.CC0 0.082< -168.3 
4.000 0.081< -163.9 
5.000 0.081< -159.1 
6.000 0.081( -153. 9 
7.00G 0.081< -148.2 
8.~00 vJ.082< -142.2 
9.000 0.084< -135.8 
1,J. 000 0.088< -129.3 
11.000 0.093< -123.1 
12.00U 0.100< -117.2 
. 13.000 0.109< -112.0 . 
14.000 0.120( -107.4 
15.000 0.132< -103.6 
16.000 0.146< -100.5 
17.000 0.162< -98.1 
18.000 0 .179 < -96.3 
19.000 0 .197 < -95.1 































































0 .143< 44.9 
0.153< 44.9 
0 .164< 44.6 
0.174< 44.1 




0. 227< 38.8 
Table 4 . 
20 
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S22: ~1AG ,P..~JG 
0.939< -1 ., • .J 
o. 94vJ< -2.6 
0.942< -3.9 
0.945< -5.3 
0.948( -6. 6 
0.952< -8.0 

























Cascade/Dual Gate Cascade Configuration 
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c. Bandwidth, Gain, Stability, and Biasing 
The cascade/dual gate cascade configuration 
has the following advantages over a common source 
configuration. The first one being that the output 
impedance of a cascade/dual gate cascade 
configuration is much higher than the output 
impedance of a common source configuration. Thus, 
drain line loading is reduced. Secondly, a higher 
reverse isolation ' 1S achieved due to lower 
effective feedback capacitance which allows greater 
bandwidth. Third is the ability to provide gain 
control by controlling the bias voltage on the 
second gate. There is actually a fourth advantage 
but this applies only to the cascade configuration 
(not the dual gate cascade configuration) and this 
is the ability to tune the device through the 
intercell matching network. Therefore, when 
designing the 2-18 Ghz distributed amplifier it is 
.. 
obvious why the decision to use the cascade/dual 
gate cascade configuration was made. It allows us 
.. 









Stability of the cascade/dual gate cascade 
configuration is very important. By looking at the 
s-parameters, table 5, we see that the 
configuration is potentially unstable over 
practically the entire band. In order to make this 
unconditionally stable we tried several techniques. 
The technique that seemed to give the best results 
- - -
for the dual gate cascade configuration was to~ -- - --· 
place a shunt resistance on the drain of the second 
device and a series capacitance on the gate of the 
second device as shown • in figure 4. \~hen 
optimizing the cascade configuration an additional 
tuning element was used. A series inductance 
placed between the two devices seemed to provide 
superior results, figure 5. The optimized element 
values are shown in table 6 and the optimized s-
parameters are shown in tables 7 and a. 
Biasing of the amplifier is accomplished by a 
single supply using resistive dividers and self 
biasing of the GaAs MESFET's, figure 6. The power 




of current-vol tacje ·characteristics is shown in 
• 
1· 
figur~ 7· with the bias-point- marked. This .enables 
us to calculate the ·power consumption of the 
23 
- - - -- - ..... 
--~-
, 
amplifier, table 9. The total power consumption is 
approximately 3/4 watt. 
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Dual Gate Cascade S-Parameters 
FREQUCNCY (Griz) 
Sll: Ml'.G,A~~G 521: ~AG,l\~!G S12: r,A.AG,A~;G S 2 2 : ~.Z\C , .l\KG 
1.000 0.999< -7.3 2.243< 170.4 0.201< 93.8 0.993< -1.1 
2.000 0.994< -14.6 2.226< 160.8 0. o~, 1 < 97.1 C.996< -2.2 
3.000 0. 988 < -21.7 2.1~7< 151.3 C!.OC2< 99.7 l.~Cl< -3.3 
. 
'1.000 0. 979< -28.7 2.158< 141.9 0.002< 1,~ 1. 2 l. ~·~08 < -4. 5 
s.oar. 0.968< -35.4 2.111< 132.6 0.rG3< 1~1.9 l.~16< -5.7 
6. c,Jo 0.956< -41.9 2.~58< 123.5 ,1. C04 < lt:31.8 l.~26< - 7. 'J 
7.000 0.943< -48.1 1.998< 114.5 0.005< lCl.~ 1.037< -8. 4 
8.000 0.929< -54.0 1.936< 105.7 0.COG< 99.5 l.P,49< _a 9 J. 
9. 02(~ e.916< -59.5 1.870< 97.0 r.. 007 < 97.9 l.C)G2< -11.5 
10.00(; {J Ofl2( . ,, ,., -G4.8 1.802< 88.4 0.CJC8< 95.8 1. V,76< -13.2 
11.000 0. 889 < -69. 7 . 1.734< 8C. 0 0.009< 93.5 1.090< -15.0 
12.000 0.875< -74.4 l.(jGS< 71.7 0.Cll< 91.0 1.105< -16.9 
13.030 0.863< -78.7 1.596< 63.6 ~.e12< 88.3 1.119< -18.9 
14.000 0.852< -82.8 1.528< 55.5 0.013< 85.5 1.133< -21.0 
15.000 0.841< -86.6 1.459< 47.5 0.014< 82.7 1.147< -23.2 
16.000 0.831< -90.1 1.391< 39.6 0.015< 79.7 1.159< -25.5 
17.000 0.822< -93.4 1.324< 31. 8 0.017< 76.7 l. l 7i< -27.9 
18.000 0.814< -96.5 1.258< 24. 0 0.CJ18< 73.6 1.180< -30. 3 . 
19.000 0. 806< -99.4 1.192<- 16.4 0.019< 70.6 l.1E8< -32.8 
2~.000 0.799< -102.1 1.127< 8.8 0.020< 67.5 1.193< -35.4 
• . . 
- -.. .·. . .... . . -. 
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Optimized Cascade/Dual Gate Cascade Values 
Series Inductance: 
LsT - 0.524 nH 
Gate Capacitor: 
CST= 0.100 pF 
a) Cascade Stabilization Element Values 
Shunt Resistance: 





CST= 0.262 pF 
. .. 
_ "Pl: Dual .. Gate .. Cas.cade Stabilization Element Values· ... 
. . 
. '' ' 
~, ,1 M ''r•'.' ·_'.·.(., ·~"·· 1 --'. ;: · ·:·.' ·:· , ,. • 



























Optimized Dual Gate Cascade S-Parameters 
FREQUE!JCY (GHz) 
S 11 : i'AAC, .a.~!G ~21: ~AG,A~G S12: ~~1\G,A~lG S22: ~TAG, At-~G 
1.nc,o 0.99P.< -7.6 2.M67< 170.l ().001< 9C.0 '1.895< -1.2 
2.000 C, CO2/ J. J J .... -15.1 2.~44< 1G(1. 4 0.002< 89.8 ~.897< -2.4 
~ 000 
..,J • It (]. 983 < 2? -- .... :, 2.007< l~C.7 (f .r.04< 39.5 CJ.900< -3.n 
4.000 CJ.972< -29.7 1.957< 1~1.2 0. 0()5< 88.8 0.904< -4.8 
5. 00{) 0.958< -36.n l.898< 131.9 n (lrcr, < ,, . . "' , 87.9 0.9C9< -6.1 
6.000 0.942< -43. l l.83l< 122.8 0.Cr7< 86.7 0.91:< -7.5 
7.000 0.926< -'19.~ 1.758< 113.9 '1.~'19< 85.3 0.921< -8 a . .;
8.000 0.91e< -55.2 1.68/.( 1~5.3 0.GlC< 83.6 0.928< -10.4 
9,000 0.893< -60.7 1.604< 07 (l ., • 't,J CT.~12< 81.8 0.935< -11.9 
10. 0~?0 0.878< -65.9 1.526< 88.9 o. v!l3< 79.7 0.942< -13.5 
11.000 0.863< -7C.7 1.448< 81.0 C.015< 77.6 0.950< -15.2 
12.030 0.849< -75.3 1.371< 73.3 0.016< 75.4 0.957< -16.9 
13.000 0.837< -79.5 1.296< 65.8 0.018< 73.1 0.964< -18.7 
14.000 0.825< -83.4 1.224< 58.5 0.019< 70.8 0.97G< -20.5 
15.000 0.815< -87.0 1.153< 51.4 0.021< 68.4 0.976< -22.4 
16.000 0.805< -90.4 1.085< 44.5 0.'322< 66.1 0.982< -24.4 
17.000 0.797< -93.6 1.020< 37.8 0.023< 63.7 0.986< 
-26.3 
18.000 0.790< -96.6 0.957< 31.2 0.024< 61.3 0.990< 
-28.3: 
19.000 0.783< -99.4 0. 896<· 24. 7 0.026< 58.9 0.993< 
-30.3 
20.000 .0.778< -!02.0 0.839< 18.4 0.e27< 56.6 0 00~( eJ.;'..) -32.4 
• • 
-- - - - - .. ... -----··· ·-. 
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Optimized Cascode S-Parameters 
FREQUE0!CY (GHz) 
S 11: t~C, l'J·JC 
l.00CJ 0.998( -8.0 
2.0C0 0.992< -15.3 
3.COt3 0.982< -23.5 
4.000 0.969< -31.0 
5 • ~ 8 (1 0 • 9 5 4 < -3 8 • 1 
6.000 0.938< -44.9 
7.00~ 0.921< -51.3 
e • 0 a 0 (~ • 9 o 4 < -s 7 • 3 
9.000 0.888< -63.C 
10.000 Z.873< -68.2 
11.000 0.~58< -73.2 
12.000 0.845< -77.7 
13.000 0.834< -82.0 
14.000 0.823< -86.0 
15.000 0.814< -89.8 
16.e00 0.8C6< -93.3 
17.000 0.799< -96.6 
18.000 0.794< -99.7 
19.000 0.789< -102.6 
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• • Figure 6 
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70 % Ioss - 35 mA 
VP - -3 V -
Von - 10 V -
VGS - -1 V 
Vos - 4 V -
R1 = R2 - 7200 ohms -
VRS = 2 V 
PRl = 3.5 mW/cell 
PR2 = 3.5 mW/cell 
PRs = 70 mW 
PTRANS = 140 mw/cell 
PTOTAL = 3/ 4 W 








' J ......... 
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D. Single Stage Designs 
The 2-18 GHz GaAs distributed amplifier MMIC, 
• which is the primary focus of this paper, 1S a., 
, 
single stage 5 cell design. Each cell consists of 
a· transistor configuration plus input ~nd output 
transmission lines, figure a. Each cell • 1 S -
identical in respect to transistor configuration, 
· input transmission line length, intermediate 
transmission line length, and output transmission 
1 ine 1 ength. This enables the design to be 
analyzed more rapidly, however; recent papers have 
shown that this is not the best approach. One 
alternative is to have declining drain line 
lengths. 7 This principle will I I improve gain 
flatness and bandwidth. Another possibility is 
varying the gate width of each cell. This will 
help improve the gain and power output of· the 
amplifier. 
Using the design equations from Appendix A 
along w_i th the eiement values from the 
bilateral transistor -·model we came up ··with the 







gate cascode transistor configuration (table 10) . 
..... 
··~:i). 
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Microstrip Design Values 
Substrate thickness: 
Metal line thickness: 
Zg = zd = z0 = so ohms 
er= 12.9 
h = 125 um 
t = 1.25 um 
For gate transmission line: 
Line width: w = 8 um 
H - 4.828 
eeff - 7.568 -
6.eeff - 0.102 -
- 7.466 -e'eff 
Zo - 105.2 ohms (unloaded) -
l.0979Xl0 8 





- 958.2 nH/m -
- 86.58 pF/m -
For intermedia.te drain line: 
Line width: w = 8 um 
Length: li = 112.0 um 






. ' . ·',' ' 
' ., 
w = 36 um 
e'eff = 6.481 
z 0 =71.07ohm§ 
Vp = l.1784Xl0 
L = 603.1 nH/m 
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t 
For the optimization of the amplifier a 
microwave circuit analysis program was used on an 
IBM personal computer. The software package was 
developed at Lehigh University by Professor D. 
Richard Decker. 8 It allows for nodal analysis and 
element optimization in terms of S-parameters. 
Optimization was performed with priority for 
maximum gain while keeping the input match and 
output match within strict limits. The best set of 
· optimized data for the single stage 5 cell dual 
gate cascade amplifier is shown in table 11 along 
with element values in figure 9. The best set of 
optimized data for the single stage 5 cell cascade 
amplifier is shown in table 12 along with element 
values in figure 10. This does not include the 
biasing circuitry. The biasing circuit as 
mentioned earlier, should not have any noticeable 
effect on the performance provided that the bypass 
capacitors are large enough and the power supply is 
inductively isolated from the circuit. A final 
schematic for the entire dual gate cascade 
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S 11 : MAG , J\.~.!G 521: M.J\G,l\NG S22: MJ\C,l\NG 
1.000 0.130< -57.1 2.067< 15C.8 0.CC8< 63.4 0. 340< 173.~ 
2.000 0.134< -114.3 1.996< 122.€ 0."116< 38.0 0.33E< 165.7 
3.ec0 0.146< -168.7 1.925< 05 r, 
-' . "' o.r.23< 14.~ 0.3C!6< 158.l 
4.000 0.163< 142.4 1.890< 7(' l u. - ~.03C< -9 (: • • 0.267< 151.8 
5.000 0.172< 97.4 l.9C4< 4 4. F. 0.03~< -32.1 0.217< 149.4 
6.COG 0.163< 52.9 1.947< 17. 5 0.C46< -56.E n 1-,,< ,; • I '- 1~6.~' 
7.0CC 0.135< 3.5 1.976< -11.2 0.055< -82.7 0.167< 174.9 
8.000 0.105< -58.4 1.957< -40.7 O.C62< -1~9.5 0.212< -175. 8 
9.CC0 0.108< -128.3 1.896< -69.7 0.067< -135.9 C.263< -179.4 
• l0.0C0 0.135< 176.9 1.829< -97.6 0.072< -161.2 0.290< 171.8 
11. 0GC! 0.153< 135.1 1.794< -124.9 0.078< 174.0 0.281< 162.6 
12.000 0.139< 98.0 1.799< -153.1 0.085< 148.4 C.239< 153.l 
13.000 0.082< 60.8 1.811< 176.6 0.093< 120.7 e .198< 167.7 
14. 00~, 0.009< -90.2 1.771< 144.6 0.097< 91.2 0.228< -175.4 
15.000 0.091< -172.3 1.669< 112.9 0.098< 62.C 0.306< -174.7 
16.000 0.150< 159.9 1.560< 82.5 0.098< 34.1 0.362< 176.6 
17.000 0.166< 137.5 1.499< 52.6 0.100<. 6.6 0.367< 166.6 
-
18.000 0.130< 126.9 1.489< 20.2 0.105< -23.3 0.320< 162. 7· 
19.000 0.118< 156.6 1.442'< · -16.8 0.107< -57.9 0.300< 175.6 























Optimized Dual Gate Cascade Amplifier 
Gate transmission line: lg 
Wg 
Gate termination: Rg 
Intermediate transmision line: 
• Drain transmission line: ld 
Wd 
• Drain termination: Ra 

















l· = 85 um 1 
w, = 8 um 1 
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S 11 : r-1AG, ..Z\NG 





3 .124 < 
0 .16(J< 
0.182< 
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. ·., ·.. .. ·. -': . :. :·: :}./;;_:;;_t.:/:-:.::Yf i); :·;;:;: /) '.i.\\(:i.:: :: · · ·, ·--
S21: r·.,!.AG ,ANG S12: r·~AG,ANG 
2.373< 160.0 0. (.)(12 < 78.2 
2.558< 137.5 0.005< 63.8 
2.772< 112.0 C.088< 46.2 
2 Q'"'')( 
• _.I..)~ 84.2 0.012< 26. ') 
2.991< ss.c; 0.016< 4.5 
2.954< 27 .1 0.2'2C< -17.1 
2.803< -0 1 . . _, n. 024 < -38.G 
2.7G7< -26.5 0. 028 < -58.1 
2.699< -52.0 0.032< -7° C v • .J 
2.665< -77.6 0.038< -98.2 
2.649< -103.9 0.044< -119.4 
2 • 618 < -13 v; • 9 0.050< -141.8 
2.552< -158.4 0.056< -164.8 
• 
2.454< 174.3 C.061< 172.2 
2.347< 147.5 0.~66< 149.4 
2.249< 121.0 0.071< 126.6 
2.163( 94. 3' 0.077< 103.5 
. 2. 081 <· 67.2 0.082< 79.8 
1.990< 39.5 0. 088< 55.3 
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0.249< -4 .0. 
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Optimized Cascade Amplifier· 
) 
Gate transmission line:· lg -
Wg --
Gate termination: Rg --
Intermediate transmission line: 
Drain transmission line: la --
Wd --








l· = 85 um 1 
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III. Fabrication and Layout 
A. Processing Design Rules and Technology 
The fabrication of any GaAs MMIC must follow 
an exact set of processing design rules in order to 
function properly. The processing design rules 
used for our design is based on the California 
Intermediate Format (CIF). It consists of 9 mask 
levels. 
Initially the semi-insulating GaAs wafer 
receives a blanket n-type implant across the entire 
wafer. The first mask is an alignment mask which 
marks the location of the contact implant and is 
also used for alignment on subsequent mask levels. 
Second is the contact mask which identifies the 
areas for an n+-type implant used for ohmic 
contacts. Third is the isolation or mesa mask. It 
isolates the active devices from the rest of the 
circuit. Fourth is the ohmic metal mask used on 
the n+-contact regions to form ohmic contacts. 
Fifth is the gate metal mask used to form Schottky 




s-ixth -mask is passivation- ti~~d on the exposed- -- _-_ ........ ,, .. _._ 
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safeguard against shorts. Seventh • 1S the 
dielectric mask used in the fabrication of MIM 
capacitors. Eigth is the airbridge mask which 
defines those regions where metal lines cross over 
each other with no coupling or other connections. 
Finally, the top metal mask is used to define 
transmission lines and the top plate of MIM 
capacitors. Also available is a Via hole 
processing sequence which allows direct RF 
· grounding to the groundplane. A cross sectional 
view of a dual gate transistor is shown in figure 
.• 
12. 
Along with these design steps are also other 
restrictions or limitations concerning minimum 
widths and spacing of the various levels. These 
are very process dependent and vary from foundry to 
foundry. Those used in this design are based on 
currently available techniques and are listed in 
Appendix B. 
In many foundries the alignment step is not 
actually use~ near the circuit area. It is usually 
located on a sepirate~region of the·wafer along 
• 
with other test patterns that are used with process. 
control monitors (P~M's) to monitor various 
45 
! 








properties and characteristics of the individual 
wafers. 
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B. Layout of Dual Gate GaAs MESFET 
'1 
The layout of the dual gate GaAs MESFET is 
straightforward using the design rules listed 
earlier. The device is based on a cascade 
configuration of two 2 00 um wide transistors. 
Therefore, the layout has two 100 um gate fingers 
for each transistor or a total of four 100 um gate 
· fingers for the dual gate cascade device. Each 
gate finger has a length of 0.5 um. The grounding 
of the source from the first transistor is 
accomplished through large bypass capacitors 
located adjacent to the dual gate cascade device 
directly above Via holes on each side of the 
device. Smaller capacitors are also formed on the 
Via's for use as the stabilizing capacitor on the 
gate of the second device. The dual gate cascade 
device and Via's are shown in figure 13. The total 
amplifier consists of 5 of these devices located 
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c. Biasing Circuit Layout 
•. 
The layout of the biasing circuit involves 
consideration of many process dependent 
limitations. Various current and electric field 
limitations exist for resistors and transmission 
lines. The first step is to calculate the various 
voltages and currents required by the design for 
the selected bias conditions. Next, based on the 
process limitations, design the required resistors 
and transmission line geometries which satisfy 
these limits. Finally, incorporate these elements 
and/or device geometry changes into the overall 
design and reanalyze the design to check the 
performance of the amplifier. The element 
limitations and layout design equations are listed 
in Appendix c. 
The actual biasing circuit consists of the 
voltage divider resistors, e~ternal bias resistor, 
and bypass capacitors as shown earlier. The 
external bias resi~or is connected off-chip while 
all other components are located on-chip. The 
power supply is assumed to oe'inductively isolated 
50 
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D. Distributed Amplifier Layout 
The total distributed amplifier layout 
consists of the 5 dual gate transistors with 
corresponding source grounding Via holes, gate 
transmission lines, drain transmission lines, gate 
and drain terminating impedances, and biasing 
circuit elements. The total 5 cell single stag~ 
distributed amplifier layout is shown in figure 14_~-------
The size of the amplifier is approximately 1.2 mm X 
1.5 mm. 
Additional views of the dual gate transistor 
and dual gate distributed amplifier are also shown 
in Appendix D. These views show more of the 
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E. Layout Parasitics 
Layout Parasitics include any unwanted or 
unplanned resistances, inductances, and 
capacitances. These may come about from closely 
spaced transmission lines causing them to be 
inductively coupled. Another possibility • 1S 
capacitive and inductive coupling from transmission 
· line airbridges. Via holes can also add series 
inductance to the circuit. Parasitic resistances 
can come from specific contact resistances. 
Bonding pads can also add various parasitics. All 
of these parasitics should be looked at and 
incorporated into the design for optimum results. 
In our design we tried to reduce these parasitics 
through better layout and modeling techniques. 
However, these parasitics are also very process 
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IV. Results and Conclusions 
A. Predicted Performance 
The performance of the dual gate cascade 
amplifier and cascade amplifier can only be 
predicted by the computer simulation since the 
designs were not fabricated. • However, assuming 
that the computer simulations are reasonably 
accurate we can compute and plot some of the design 
· results. The input return loss is shown in figure 
15, output return loss in figure 16. The isolation 
is plotted in figure 17 and amplifier gain in 
figure 18. On each of the graphs there are three 
sets of plotted data. One set is for the initial 
design data of the dual gate cascade amplifier and 
the other two sets represent the computer optimized 
dual gate cascade and cascade designs. Data is 
plotted in dB for the range of 1 to 20 GHz on all 
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B. Performance Comparison 
By looking at the plotted design results we 
can make some performance comparisons. The input 
return loss and output return loss for all three 
designs remain basically the same. The input 
return loss is in the range of -11 dB to -29 dB. 
The output return loss is in the range of -7 dB to 
. -15 d B. The isolation also remains basically the 
same, in the range of -19 dB to -54 dB. The 
biggest diference is in the gain of the designs. 
The optimized dual gate cascade design smooths out 
.. 
the • gain from the initial design and gives 
approximately 5 dB of gain from 2 - 18 GHz. The 
optimized cascade design gives much more gain, 
approximately 9 dB, but drops off rapidly at the 
higher frequencies thus causing a smaller 
bandwidth of 2 - 16 GHz. 
- - - .• ri· ~ ; - • - ,;.... --
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c. Layout Comparison 
The layout of the dual gate cascade amplifier 
and the layout of the cascade amplifier are almost 
identical except for slight changes in input and 
output transmission line lengths, stabilization 
components, and transistor configuration. The 
cascade layout requires additional area for the 
spiral inductor needed for stabilization. This 
will increase the size of the layout by about 5 %. 
Note that each layout also requires an external 
bias resistor R 5 and an external inductor to 
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D. Design Tradeoffs and Conclusions 
Based on the performance and layout 
comparisons we can make some conclusions and 
remarks about design tradeoffs. The initial 
microstrip design equations seem to give fairly 
accurate results when using the modified 
capacitance values for the dual gate cascade 
configuration. The computer optimized values were 
only slightly different and corresponded to the 
weighting factor placed on the optimization goals. 
The performance difference between the two is 
almost negligible. The cascade design provided 
mu~h higher gain than either dual gate cascade 
design. This can be explained by the stabilization 
resistor required on the dual gate cascade design. 
The shunt resistance hurts the gain but is 
necessary for stabilization. Another problem 
affecting all of the designs is the drain line 
mismatch caused by the restriction pla·ced on 
maximum current ·handling o~ the transmission line. 
. 
. 
It is believed that through better stabilization 
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mismatch the amplifier gain will increase by about 
3 to 5 dB throughout the 2 - 18 GHz band. 
The only remark about the design layouts is 
that for minimum space the dual gate cascade design 
is superior, however; as far as amplifier 
performance based on layout there is no noticeable 
difference. 
In summary, an overview of GaAs technology was 
presented and followed by some MMIC examples. The 
basic concept of distributed amplification was 
introduced and led into the development of a set of 
microstrip design equations for distributed 
amplifiers. Next was the introduction of a dual 
gate (cascade) transistor configuration and 
explanation of its required stabilization 
components. A set of I-V characteristics was 
displayed and biasing point selected along with a 
single supply biasing circuit. The fabrication 
process was explained a·na mask levels were 
developed for the amplifier layout. Finally, 
performance comparisons were made and the final 
• dual gate single stage 5 cell distributed amplifier 
design resulted in 5 dB+/- 2 B of gain across a 
band of 2 - 18 GHz~ 
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Appendix A - Microstrip Design Equations 
: . 
Analysis: 
Zo = 119.9/ V2cer+l)[ln(4h/w+ 
V16(h/w) 2+2-1/2((er-1)/(er+l))(ln11"/2 + 
1/er1n 4/rr)] 
where: 
VP= c/ Ve'eff I e' ef f = 9 ef f - L1 9 ef f 
eeff = (er+l)/2[1-1/(2H)((er-1)/ 
(er+l)) (ln 11 /2+1/erln 4/rr) J-2 
H = ln (4h/w+ V16(h/w) 2+2) 
ileeff = ((er-l)t/h]/(4.Gw/h] 
Synthesis: 
H = (Z 0 V2<er+l)
0
)/119.9+1/2 
((er-1)/(er+l)) (ln,..,./2+1/erln 4/ir) 
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For input transmission line: 
For output transmission line: 
where L, L', C, C', are inductance per unit 1 ength 
and capacitance per unit length. The equation for 
the output transmission line is easily modified for 
the dual gate configuration by replacing eds by the 
new equivalent capacitance for that configuration. 
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Appendix B - Process Limitations 
Geometric design rules: 
Mask levels 
Min. width 
CON ISO OHM GAT PAS NIT BRI MET 
4 4 4 0.5 4 4 4 4 
Min. I CON 3 3 1 1 1 1 1 1 spacing 
ISO 5 1 1 3 l 1 1 
OHM 4 1 2 1 1 l 
GAT 1.5 1 2 3 2 
PAS 4 1 1 2 
NIT 4 1 4 
BRI 4 3 
MET 4 
the above minimum spacings and widths are given in 
um. 
Other requirements: 
Ohmic contacts - ohmic metal must overlap the 
implant by at least 5 um in 
the direction of current flow. 
Gate metal - gate fingers must extend beyond 
the edge of the implanted region 
by at least 2 um. 
Bonding pads - Minimum size is 60 um X 60 um, 
Minimum spacing is 60 um. 
Via holes - Minimum size is 125 um X 125 um, 
Minimum spacing is 125 um • 
. . ;,·. 
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Appendix C - Layout Design Equations 
For implanted resistors: 
n - type: R = 2Rc/w + R80 (1/w) 
n+ - type: R = 2Rc/w + 2R5 c(l/w) + R5 i(l/w) 
where R0 = ohmic contact resistance (0.2 ohm-mm) 
R5 i = channel resistance (800 ohm/square) 
Rsc = contact resistance (150 ohm/square) 
l = length of implant 
w = width of implant 
Electric field limitation: E < o. 2V/um 
Current limitations: 
n - type resistors: Imax = 0.25ma/um 
n+ - type resistors: Imax = l.5ma/um 
where the electric field and current 
limitations apply to the length of the device. 
For MIM capacitors: 
C = Cnlw 
where en - 0.0006 pF/um2 -
1 - length of capacitor plate, um -
. 
w - width of capacitor plate, um -
the dielectric used is Silicon Nitride. 
• 'Ii."' 
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For transmission line: 
Coupling - to minimize coupling between 
transmission lines maintain a spacing of at least 
1/2 the substrate thickness. 
Current density limitations: 
Gate metal J = 3ma/um 
Top metal J = 5ma/um 
where the current density limitations apply to 
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